Fig. 8From: FPGA design and implementation for adaptive digital chaotic key generatorThe plot of the output of the Adaptive chaotic random number generatorBack to article page