Fig. 2From: FPGA design and implementation for adaptive digital chaotic key generatorNew adaptive chaotic key generator block diagramBack to article page