Fig. 10From: FPGA design and implementation for adaptive digital chaotic key generatorScript of cahaos_sqrt_rand_topBack to article page